View ADM1028_82491.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

a
FEATURES On-Chip Temperature Sensor External Temperature Measurement with Remote Diode Interrupt and Over-Temperature Outputs Fault-Tolerant Fan Control with Auto Hardware Trip Point Remote Reset and Power-Down Functions LDCM Support System Management Bus (SMBus) Communications Standby Mode to Minimize Power Consumption Limit Comparison of all Monitored Values DAC Output for Linear Fan Speed Control Ramp Rate Register for Control of Rate of Change of Fan Speed, Reduction of Fan Acoustics APPLICATIONS Network Servers and Personal Computers Microprocessor-Based Office Equipment Test Equipment and Measuring Instruments
Remote Thermal Diode Monitor with Linear Fan Control ADM1028
GENERAL DESCRIPTION
The ADM1028 is a low-cost temperature monitor and fan controller for microprocessor-based systems. The temperature of a remote sensor diode may be measured, allowing monitoring of processor temperature in single processor systems. An on-chip temperature sensor monitors ambient system temperature. Measured values can be read out via the System Management Bus, and values for limit comparisons can be programmed in over the same serial bus. The ADM1028 also contains a DAC for fan speed control. An automatic hardware temperature trip point is provided and the fan will be driven to full speed if it is exceeded. A Ramp Rate Register is provided to control the rate with which fan speed is increased or decreased. This is to eliminate sudden changes in fan speed, thereby reducing fan acoustics and prolonging the fan's life. Finally, the chip has remote reset and power-down functionality, allowing it to be remotely shut down via the SMBus. The ADM1028's 3.0 V to 5.5 V supply voltage range, low supply current, and SMBus make it ideal for a wide range of applications. These include hardware monitoring applications in PCs, electronic test equipment, and office electronics.
FUNCTIONAL BLOCK DIAGRAM
VCC3AUX
VCC3AUX 10k R_OFF R_RST
ADM1028
POWER-ON RESET SERIAL BUS INTERFACE REMOTE FUNCTION REGISTER ANALOG O/P REGISTER, COUNTER AND 8-BIT DAC VALUE AND LIMIT REGISTERS LIMIT COMPARATORS
SDA SCL
AUXRST
RESET FAN_SPD SHUTOFF AND R_OFF RESET
ADDRESS POINTER REGISTER ALERT STATUS REGISTER
FAN_SPD/NTEST_IN
RST
D+ ANALOG SIGNAL CONDITIONING D- VCC3AUX 10k THERMA/NTEST_OUT ADC
INTERRUPT STATUS REGISTERS INT MASK REGISTER MASK GATING
2.5V BANDGAP REFERENCE
INT
THERMB
CONFIGURATION REGISTER
FAN_OFF
REV. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
GPI
GND
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 (c) Analog Devices, Inc., 2002
ADM1028-SPECIFICATIONS1, 2
Parameter POWER SUPPLY Supply Voltage, VCC Supply Current, ICC TEMPERATURE-TO-DIGITAL CONVERTER Internal Sensor Accuracy Resolution External Diode Sensor Accuracy Resolution Remote Sensor Source Current ANALOG OUTPUT Output Voltage Range Total Unadjusted Error, TUE Full-Scale Error Zero Error Differential Nonlinearity, DNL Integral Nonlinearity Output Source Current Output Sink Current THERMA OUTPUT THERMA Pull-Up Resistance DIGITAL OUTPUT THERMA/NTEST_OUT, R_OFF Output High Voltage, VOH Output Low Voltage, VOL OPEN-DRAIN DIGITAL OUTPUTS (INT, THERMB, FAN_OFF, R_RST) Output Low Voltage, VOL High Level Output Leakage Current, IOH FAN SPEED RAMP RATES Counter Frequency OPEN-DRAIN SERIAL DATA BUS OUTPUT (SDA) Output Low Voltage, VOL High Level Output Leakage Current, IOH SERIAL BUS DIGITAL INPUTS (SCL, SDA) Input High Voltage, VIH Input Low Voltage, VIL Input Leakage Current Hysteresis DIGITAL INPUT LOGIC LEVELS (FAN_SPD/TEST_IN, GPI) Input High Voltage, VIH Input Low Voltage, VIL DIGITAL INPUT LEAKAGE CURRENT (ALL DIGITAL INPUTS) Input High Current, IIH Input Low Current, IIL Input Capacitance, CIN Min 3.0
(TA = TMIN to TMAX, VCC = VMIN to VMAX, unless otherwise noted.)
Typ 3.30 2 Max 5.5 3.2 3 2 1 5 3 1 120 7 Unit V mA C C C C C C A A V % % LSB LSB LSB mA mA k Test Conditions
Interface Inactive, ADC Active
60C TA 100C 60C TA 100C High Level (D+ = D- + 0.65 V) Low Level (D+ = D- + 0.65 V)
0 1 2 1 2 1 9 12
2.5 3 3 1
IL = 2 mA No Load Monotonic by Design
14
2.4 0.4
V V
IOUT = 3.0 mA
0.1 1 50%
0.4 1 16 50%
V A Hz
IOUT = -3.0 mA VOUT = VCC3
0.1
0.4 1
V A
IOUT = -3.0 mA VOUT = VCC
2.1 0.8 5 500
V V A mV
Note 4
2.2 0.8
V V
-1 3
-0.005 +0.005 6
+1 9
A A pF
VIN = VCC VIN = 0 Note 4
-2-
REV. A
ADM1028
Parameter SERIAL BUS TIMING Clock Frequency, fSCLK Bus Free Time, tBUF Start Setup Time, tSU;STA Start Hold Time, tHD;STA Stop Condition Setup Time, tSU;STO SCL Low Time, tLOW SCL High Time, tHIGH SCL, SDA Rise Time, tr SCL, SDA Fall Time, tf Data Setup Time, tSU;DAT Data Hold Time, tHD;DAT
4
Min
Typ
Max 100
Unit kHz s s s s s s ns ns ns ns
Test Conditions See Figure 1 See Figure 1 See Figure 1 See Figure 1 See Figure 1 See Figure 1 See Figure 1 See Figure 1 See Figure 1 See Figure 1 See Figure 1
4.7 4.7 4.0 4.0 4.7 4.0 1000 300 250 300
NOTES 1 Typicals are at T A = 25C and represent most likely parametric norm. Standby current typ is measured with VCC = 3.3 V. 2 Timing specifications are tested at logic levels of V IL = 0.8 V for a falling edge and V IH = 2.2 V for a rising edge. 3 IOH for FAN_OFF guaranteed by design, not production tested. 4 Guaranteed by design, not production tested. Specifications subject to change without notice.
ABSOLUTE MAXIMUM RATINGS *
THERMAL CHARACTERISTICS
Positive Supply Voltage (VCC) . . . . . . . . . . . . . . . . . . . . . 6.5 V Voltage on Digital Inputs Except Therm and D- . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +6.5 V Voltage on Therm Pin . . . . . . . . . . . . . . -0.3 V to VCC + 0.3 V Voltage on D- Pin . . . . . . . . . . . . . . . . . . . . -0.3 V to + 0.6 V Voltage on Any Other Input . . . . . . . . . . -0.3 V to VCC + 0.3 V or Output Pin Input Current at Any Pin . . . . . . . . . . . . . . . . . . . . . . . 5 mA Package Input Current . . . . . . . . . . . . . . . . . . . . . . . 20 mA Maximum Junction Temperature (TJ max) . . . . . . . . . . 150C Storage Temperature Range . . . . . . . . . . . . -65C to +150C Lead Temperatures Soldering (10 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . 300C IR Reflow Peak Temperature . . . . . . . . . . . . . . . . . . . 220C ESD Rating (Human Body Model) . . . . . . . . . . . . . . . 4000 V
*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional. Operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
tLOW tR
SCL
16-Lead QSOP Package: JA = 105C/W, JC = 39C/W
ORDERING GUIDE Model Temperature Range Package Description Package Option
ADM1028ARQ 0C to 100C
Shrink Small Outline RQ-16 Package (QSOP)
tF tHD; STA
tHD; STA
tHD; DAT
tHIGH
tSU; DAT
tSU; STA
tSU; STO
SDA
tBUF
P S
S
P
Figure 1. Serial Bus Timing Diagram
REV. A
-3-
ADM1028
PIN CONFIGURATION
FAN_OFF 1 GPI 2 AUXRST 3 GND 4
16 SDA 15 SCL 14 INT
13 R_OFF TOP VIEW VCC3AUX 5 (Not to Scale) 12 THERMB
ADM1028
RST 6 R_RST 7 FAN_SPD/NTEST_IN 8
11 THERMA/NTEST_OUT 10 D+ 9
D-
PIN FUNCTION DESCRIPTIONS
Pin No. 1
Mnemonic FAN_OFF
Description Digital Output (Open Drain) Fan Off Request. When asserted low, this indicates a request to shut off the fan independent of the FAN_SPD output. When negated (output FET off) it indicates that the fan may be turned on. Digital Input (12 V tolerant). This pin is a general-purpose logic input with 12 V tolerance. It can be programmed as an active high or active low input that sets Bit 4 of the Interrupt Status Register. A voltage >2.2 V on this pin, represents a Logic "1," while a floating condition is interpreted as Logic "0." Digital Input. This pin can be driven low as an input to reset the ADM1028. Ground. Power and signal ground. Power 3.3 V Aux. Power source and voltage monitor input for power-on reset. Digital Input. This pin can be pulled low externally to indicate to the ADM1028 that the main system power has been removed. The ADM1028 will shut off the FAN_SPD output and reset its R_OFF output. Digital Output (Open Drain). This pin is a remote reset output that pulses low on receipt of a specific SMBus message. Analog Output/Test Input. An active-high input that enables NAND board-level connectivity testing. Refer to section on NAND testing. Used as an analog output for fan speed control when NAND test is not selected. Remote Thermal Diode Negative Input. This is the negative input (current sink) from the remote thermal diode. This also serves as the negative input into the A/D. Remote Thermal Diode Positive Input. This is the positive input (current source) from the remote thermal diode. This serves as the positive input into the A/D. Digital Output (Open Drain with Integrated VCC3AUX Pull-Up). An active low thermal overload output that indicates a violation of a temperature setpoint (over temperature). The fan is on full-speed whenever this pin is asserted low. Acts as the output of the NAND Tree when the ADM1028 is in NAND Tree Test Mode. Digital Output (Open Drain). This pin is a second THERM signal. It can be used to drive external circuitry with a different external pull-up supply rail. Digital Output or Open Drain with Integrated VCC3AUX Pull-Up. Remote off (powerdown) output. This pin is driven high on receipt of a specific SMBus message. The pin (and its associated register bit) remain high until the RST input is asserted low. Digital Output (Open Drain), System Interrupt Output. This signal indicates a violation of a set trip point. The output is enabled when Bit 1 of the Configuration Register is set to 1. The default state is disabled. Digital Input. SMBus Clock. Digital I/O (Open Drain). SMBus Bidirectional Data.
2
GPI
3 4 5 6
AUXRST GND VCC3AUX RST
7 8
R_RST FAN_SPD/NTEST_IN
9 10 11
D- D+ THERMA/NTEST_OUT
12 13
THERMB R_OFF
14
INT
15 16
SCL SDA
-4-
REV. A
Typical Performance Characteristics-ADM1028
30
4 3
20
TEMPERATURE ERROR - C
2
LOWER SPEC LEVEL
10 D+ TO GND 0 D+ TO VDD
ERROR - C
1 0 -1 -2 UPPER SPEC LEVEL -3
-10
-20
-4
-30 1 10 LEAKAGE RESISTANCE - M 100
-5
0
10
20
30
40 50 60 70 TEMPERATURE - C
80
90
100
TPC 1. Temperature Error vs. PC Board Track Resistance (D+ to VDD)
TPC 4. Temperature Error of ADM1028 vs. Pentium(R) III Temperature
14 VIN = 250mV p-p 12
TEMPERATURE ERROR - C
TEMPERATURE ERROR - C
40 35 30 25 20 15 10 5 0 -5
10 8 6 4 VIN = 100mV p-p 2 0
1
10
100
1k 10k 100k 1M FREQUENCY - Hz
10M
100M 1000M
0
10
20
30 40 CAPACITANCE - nF
50
60
70
TPC 2. Temperature Error vs. Power Supply Noise Frequency
TPC 5. Temperature Error vs. Capacitance Between D+ and D-
14 13 12 11
TEMPERATURE ERROR - C
2.02
10 9 8 7 6 5 4 3 2 1 0 1 10 100 1k 10k 100k 1M FREQUENCY - Hz 10M 100M 1G VIN = 25mV p-p VIN = 50mV p-p
SUPPLY CURRENT - mA
VIN = 100mV p-p
1.97 1.92 1.87 1.82 1.77 1.72
VDD = 5V
VDD = 3.3V 1.67 1 5 10 25 50 75 100 250 SCLK FREQUENCY - kHz 500 750 1000
TPC 3. Temperature Error vs. Common-Mode Noise Frequency
TPC 6. Standby Current vs. Clock Frequency
REV. A
-5-
ADM1028
2 VIN = 10mV p-p
TEMPERATURE ERROR - C
2.3 2.2 2.1 2.0 1.9 1.8 VDD = 3.0V 1.7 1.6 VDD = 3.3V VDD = 5.5V
1
STANDBY SUPPLY CURRENT - mA
1B
0
1
10
100
1k
10k 100k 1M FREQUENCY - Hz
10M
100M
1.5 -40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100 120 130 TEMPERATURE - C
TPC 7. Temperature Error vs. Differential-Mode Noise Frequency
TPC 8. Standby Supply Current vs. Temperature
FUNCTIONAL DESCRIPTION
The ADM1028 is a low-cost temperature monitor and fan controller for microprocessor-based systems. The temperature of a remote sensor diode may be measured, allowing monitoring of processor temperature in a single-processor system. An onchip temperature sensor allows monitoring of system ambient temperature. Measured values can be read out via the serial System Management Bus, and values for limit comparisons can be programmed in over the same serial bus. The ADM1028 also contains a DAC for fan speed control. An automatic hardware temperature trip point is provided for fault tolerant fan control and the fan will be driven to full speed if this is exceeded. Two interrupt outputs are provided, which will be asserted if the software or hardware limits are exceeded. Finally, the chip has remote reset and shutdown capabilities.
INTERNAL REGISTERS OF THE ADM1028
Fan Speed Ramp Register: This register allows enabling/ disabling of DAC ramp, as well as providing control of fan speed ramp rate.
SERIAL BUS INTERFACE
Control of the ADM1028 is carried out via the serial bus. The ADM1028 is connected to this bus as a slave device, under the control of a master device, e.g. the 810 chipset. The ADM1028 has a 7-bit serial bus address. When the device powers up, it will do so with a default serial bus address. The SMBus address for the ADM1028 is 0101110 binary. The serial bus protocol operates as follows: 1. The master initiates data transfer by establishing a START condition, defined as a high-to-low transition on the serial data line SDA, while the serial clock line SCL remains high. This indicates that an address/data stream will follow. All slave peripherals connected to the serial bus respond to the START condition, and shift in the next eight bits, consisting of a 7-bit address (MSB first) plus an R/W bit, which determines the direction of the data transfer, i.e., whether data will be written to or read from the slave device. The peripheral whose address corresponds to the transmitted address responds by pulling the data line low during the low period before the ninth clock pulse, known as the Acknowledge Bit. All other devices on the bus now remain idle while the selected device waits for data to be read from or written to it. If the R/W bit is a 0, the master will write to the slave device. If the R/W bit is a 1, the master will read from the slave device. 2. Data is sent over the serial bus in sequences of nine clock pulses, eight bits of data followed by an Acknowledge Bit from the slave device. Transitions on the data line must occur during the low period of the clock signal and remain stable during the high period, as a low-to-high transition when the clock is high may be interpreted as a STOP signal. The number of data bytes that can be transmitted over the serial bus in a single READ or WRITE operation is limited only by what the master and slave devices can handle. 3. When all data bytes have been read or written, stop conditions are established. In WRITE mode, the master will pull the data line high during the tenth clock pulse to assert a -6- REV. A
A brief description of the ADM1028's principal internal registers is given below. More detailed information on the function of each register is given in Tables III to IX. Configuration Register: Provides control and configuration. Address Pointer Register: This register contains the address that selects one of the other internal registers. When writing to the ADM1028, the first byte of data is always a register address, which is written to the Address Pointer Register. Interrupt (INT) Status Register: This register provides status of each Interrupt event. Interrupt (INT) Mask Register: Allows masking of individual interrupt sources. Value and Limit Registers: The results of temperature measurements are stored in these registers, along with their limit values. Analog Output Register: The code controlling the analog output DAC is stored in this register. Alert Status Register: Indicates the status of the THERM signal and GPI pin. Remote Function Register: This register allows control of the R_RST and R_OFF outputs.
ADM1028
STOP condition. In READ mode, the master device will override the acknowledge bit by pulling the data line high during the low period before the ninth clock pulse. This is known as No Acknowledge. The master will then take the data line low during the low period before the tenth clock pulse, then high during the tenth clock pulse to assert a STOP condition. Any number of bytes of data may be transferred over the serial bus in one operation, but it is not possible to mix read and write in one operation, because the type of operation is determined at the beginning and cannot subsequently be changed without starting a new operation. In the case of the ADM1028, write operations contain either one or two bytes, and read operations contain one byte, and perform the following functions: To write data to one of the device data registers or read data from it, the Address Pointer Register must be set so that the correct data register is addressed, then data can be written into that register or read from it. The first byte of a write operation always contains an address that is stored in the Address Pointer Register. If data is to be written to the device, the write operation contains a second data byte that is written to the register selected by the address pointer register.
1 SCL 9
This is illustrated in Figure 2a. The device address is sent over the bus followed by R/W set to 0. This is followed by two data bytes. The first data byte is the address of the internal data register to be written to, which is stored in the Address Pointer Register. The second data byte is the data to be written to the internal data register. When reading data from a register there is only one possibility: 1. The serial bus address is written to the device along with the address pointer register value. The ADM1028 should then acknowledge the write by pulling SDA low during the ninth clock pulse. The master does not generate a STOP condition but issues a new START condition. The serial bus address is again sent but with the R/W bit high, indicating a READ operation. The ADM1028 will then return the data from the selected register, and a No Acknowledge is generated to signify the end of the read operation. The master will then initiate a STOP condition to end the transaction and release the SMBus. In Figures 2a and 2b, the serial bus address is shown as the default value 0101110.
1
9
SDA START BY MASTER
0
1
0
1
1
1
0
R/W ACK. BY ADM1028
D7
D6
D5
D4
D3
D2
D1
D0 ACK. BY ADM1028
FRAME 1 SERIAL BUS ADDRESS BYTE 1 SCL (CONTINUED)
FRAME 2 ADDRESS POINTER REGISTER BYTE 9
SDA (CONTINUED)
D7
D6
D5
D4
D3
D2
D1
D0 ACK. BY ADM1028 STOP BY MASTER
FRAME 3 DATA BYTE
Figure 2a. Writing a Register Address to the Address Pointer Register, then Writing Data to the Selected Register
1 SCL
9
1
9
SDA START BY MASTER
0
1
0
1
1
1
0
R/W ACK. BY ADM1028
D7
D6
D5
D4
D3
D2
D1
D0 ACK. BY ADM1028
FRAME 1 SERIAL BUS ADDRESS BYTE
FRAME 2 ADDRESS POINTER REGISTER BYTE
1 SCL
9
1
9
SDA START BY MASTER
0
1
0
1
1
1
0
R/W ACK. BY ADM1028
D7
D6
D5
D4
D3
D2
D1
D0 NO ACK. BY MASTER STOP BY MASTER
FRAME 1 SERIAL BUS ADDRESS BYTE
FRAME 2 DATA BYTE FROM ADM1028
Figure 2b. Reading Data from the ADM1028
REV. A
-7-
ADM1028
TEMPERATURE MEASUREMENT SYSTEM Internal Temperature Measurement
The ADM1028 contains an on-chip bandgap temperature sensor. The on-chip ADC performs conversions on the output of this sensor and outputs the temperature data in 8-bit two's complement format. The format of the temperature data is shown in Table I.
Table I. Temperature Data Format
To prevent ground noise interfering with the measurement, the more negative terminal of the sensor is not referenced to ground, but is biased above ground by an internal diode at the D- input. If the sensor is used in a very noisy environment, a capacitor of value up to 1000 pF may be placed between the D+ and D- inputs to filter the noise. To measure VBE, the sensor is switched between operating currents of I and N x I. The resulting waveform is passed through a 65 kHz low-pass filter to remove noise, thence to a chopper-stabilized amplifier that performs the functions of amplification and rectification of the waveform to produce a dc voltage proportional to VBE. This voltage is measured by the ADC to give a temperature output in 8-bit two's complement format. To further reduce the effects of noise, digital filtering is performed by averaging the results of 16 measurement cycles. An external temperature measurement nominally takes 9.6 ms.
VDD I N I IBIAS
Temperature -128C -125C -100C -75C -50C -25C -1C 0C +1C +10C +25C +50C +75C +100C +125C +127C
Digital Output 1000 0000 1000 0011 1001 1100 1011 0101 1100 1110 1110 0111 1111 1111 0000 0000 0000 0001 0000 1010 0001 1001 0011 0010 0100 1011 0110 0100 0111 1101 0111 1111
D+ REMOTE SENSING TRANSISTOR
VOUT+ TO ADC
D-
BIAS DIODE
VOUT- LOW-PASS FILTER fC = 65kHz
External Temperature Measurement
The ADM1028 can measure the temperature of an external diode sensor or diode-connected transistor, connected to Pins 9 and 10. Pins 9 and 10 are a dedicated temperature input channel. The default functions of Pins 11 and 12 are as THERM outputs to indicate over-temperature conditions. The forward voltage of a diode or diode-connected transistor, operated at a constant current, exhibits a negative temperature coefficient of about -2 mV/C. Unfortunately, the absolute value of VBE varies from device to device, and individual calibration is required to null this out, making the technique unsuitable for mass production. The technique used in the ADM1028 is to measure the change in VBE when the device is operated at two different currents. This is given by: VBE = KT/q x ln(N) where: K is Boltzmann's constant. q is charge on the carrier. T is absolute temperature in Kelvins. N is ratio of the two currents. Figure 3 shows the input signal conditioning used to measure the output of an external temperature sensor. This figure shows the external sensor as a substrate transistor, provided for temperature monitoring on some microprocessors, but it could equally well be a discrete transistor. If a discrete transistor is used, the collector will not be grounded, and should be linked to the base. If a PNP transistor is used, the base is connected to the D- input and the emitter to the D+ input. If an NPN transistor is used, the emitter is connected to the D- input and the base to the D+ input. -8-
Figure 3. Signal Conditioning
LAYOUT CONSIDERATIONS
Digital boards can be electrically noisy environments, and care must be taken to protect the analog inputs from noise, particularly when measuring the very small voltages from a remote diode sensor. The following precautions should be taken: 1. Place the ADM1028 as close as possible to the remote sensing diode. Provided that the worst noise sources such as clock generators, data/address buses and CRTs are avoided, this distance can be 4 to 8 inches. 2. Route the D+ and D- tracks close together, in parallel with grounded guard tracks on each side. Provide a ground plane under the tracks if possible. 3. Use wide tracks to minimize inductance and reduce noise pickup. Ten mil track minimum width and spacing is recommended. 4. Try to minimize the number of copper/solder joints, which can cause thermocouple effects. Where copper/solder joints are used, make sure that they are in both the D+ and D- path and at the same temperature. Thermocouple effects should not be a major problem as 1C corresponds to about 200 V, and thermocouple voltages are about 3 V/oC of temperature difference. Unless there are two thermocouples with a big temperature differential between them, thermocouple voltages should be much less than 200 V. 5. Place 0.1 F bypass and 2200 pF input filter capacitors close to the ADM1028. 6. If the distance to the remote sensor is more than 8 inches, the use of twisted-pair cable is recommended. This will work up to about 6 to 12 feet. REV. A
ADM1028
7. For really long distances (up to 100 feet) use shielded twistedpair such as Belden #8451 microphone cable. Connect the twisted pair to D+ and D- and the shield to GND close to the ADM1028. Leave the remote end of the shield unconnected to avoid ground loops.
GND 10MIL 10MIL D+ 10MIL 10MIL D- 10MIL
FAN_SPD R3 1k AD8519 R4 1k
5V FAN_SPD AD8541
+
R2 15k
Q1 NDT452 P
R1 10k
5V FAN
Figure 5a. 5 V Fan Circuit with Op Amp
12V Q1 BD136 2SA968
10MIL GND 10MIL
+
R2 39k
Figure 4. Arrangement of Signal Tracks
R1 10k
Because the measurement technique uses switched current sources, excessive cable and/or filter capacitance can affect the measurement. When using long cables, the filter capacitor C1 may be reduced or removed. In any case, the total shunt capacitance should not exceed 1000 pF. Cable resistance can also introduce errors. 1 series resistance introduces about 0.5C error.
ANALOG OUTPUT
Figure 5b. 12 V Fan Circuit with Op Amp and PNP Transistor
R3 100k FAN_SPD AD8519 12V
+
R2 39k 3.3V R4 1k
Q1 NDT452 P
The ADM1028 has a single analog output (FAN_SPD) from an unsigned 8-bit DAC which produces 0 V-2.5 V. The analog output register defaults to 00 during power-on reset, which produces minimum fan speed. The analog output may be amplified and buffered with external circuitry such as an op amp and transistor to provide fan speed control. Suitable fan drive circuits are given in Figures 5a to 5e. When using any of these circuits, the following points should be noted: 1. All of these circuits will provide an output range from zero to almost +VFAN. 2. To amplify the 2.5 V range of the analog output up to +VFAN, the gain of these circuits needs to be set as shown. 3. Care must be taken when choosing the op amp to ensure that its input common-mode range and output voltage swing are suitable. 4. The op amp may be powered from the +V rail alone. If it is powered from +V then the input common-mode range should include ground to accommodate the minimum output voltage of the DAC, and the output voltage should swing below 0.6 V to ensure that the transistor can be turned fully off. 5. In all these circuits, the output transistor must have an ICMAX greater than the maximum fan current, and be capable of dissipating power due to the voltage dropped across it when the fan is not operating at full-speed. 6. If the fan motor produces a large back e.m.f. when switched off, it may be necessary to add clamp diodes to protect the output transistors in the event that the output very quickly goes from full-scale to zero. Figure 5c shows how the FAN_OFF signal may be used (with any of the control circuits) to gate the fan on and off independent of the value on the FAN_SPD/NTEST_IN pin. REV. A -9-
R1 10k FAN_OFF
Q2 MMFT305 5V
Figure 5c. 12 V Fan Circuit with Op Amp and P-Channel MOSFET
12V
R3 100k
R4 100k
Q3 NDT452 P
FAN_SPD R5 5k
Q1/Q2 MBT3904 DUAL
R2 3.9k R1 1k
Figure 5d. Discrete 12 V Fan Drive Circuit with P-Channel MOSFET, Single Supply
12V Q4 BD132 TIP32A
R5 100k
R4 100k
Q3 BC556 2N3906
FAN_SPD R6 5k
Q1/Q2 MBT3904 DUAL
R2 3.9k R1 1k
R3 100
Figure 5e. Discrete 12 V Fan Drive Circuit with Bipolar Output Single Supply
ADM1028
FAULT TOLERANT FAN CONTROL
The ADM1028 incorporates a fault tolerant fan control capability that is tied to operation of the THERMA, THERMB outputs. It can override the setting of the analog output and force it to maximum to give full fan speed in the event of a critical overtemperature problem, even if, for some reason, this has not been handled by the system software. There are two temperature set point registers that will activate the fault tolerant fan control. One of these limits is programmable by the user and one is a hardware (read-only) register that will operate if the user does not program any limit. The fault tolerant fan control is activated if a limit is exceeded for three or more consecutive readings. These limits are separate from the normal high and low temperature limits for the INT output, which do not affect the fault tolerant fan control or THERM outputs. A hardware limit of 100C is programmed into the register at address 18h, for the remote diode Default THERM limit. This is the default limit and the analog output will be forced to fullscale if the remote sensor reads more than 100C. This makes the fault tolerant fan control fail-safe in that it will operate at this temperature even if the user has programmed no other limit, or in the event of a software malfunction. Similarly, the Default Internal Temp THERM limit held in register 17h, forces the analog output full-scale if the ambient temperature measured is more than 70C. The user may override the default limits by programming a new limit into register 14h for the remote sensor and a new limit into register 13h for the internal sensor. The default value in register 14h is the same as for the read-only register (100C), but it may be programmed with higher or lower values. Once registers 13h and 14h have been programmed, or if the defaults are acceptable, Bit 3 of the configuration register must be set to "1." This bit is a write-once bit that can only be written to "1," and it has two effects: 1. It makes the values in registers 13h and 14h the active limits, and disables read-only registers 17h and 18h. 2. It locks the data into registers 13h and 14h, so that it cannot be changed until the lock bit is reset, either when AUXRST or RST is asserted, or a Power-On Reset occurs. Once the hardware override of the analog output is triggered, it will only return to normal operation after three consecutive measurements that are 5 degrees lower than the set limit. Whenever FAN_SPD output is forced to full-scale, the FAN_OFF output is negated.
FAN SPEED RAMPING
to the Fan Speed Register, the counter begins counting up or down (depending on whether the current value is greater or less than the target value). The counter will then count at the rate specified by the ramp rate bits of the Fan Speed Ramp Register. Once the counter reaches the target value the counter will stop counting. The FAN_SPD value is derived from the output of the counter. If a new value is written to the Fan Speed Register while a ramp function is occurring, the counter may change count direction to reach the new target value. The operation of THERM is independent of the fan speed ramping mechanism. Thus, THERM will assert immediately for over-temperature conditions.
FAN SPEED REGISTER UP/DOWN START/STOP RAMP ENABLE
COMPARE
FAN SPD FAN SPEED RAMP RAMP RATE RATE REGISTER COUNTER (CURRENT SPEED) DAC
Figure 6.
THE ADM1028 INTERRUPT SYSTEM
The ADM1028 has three interrupt outputs, INT, THERMA and THERMB. These have different functions. INT responds to violations of software programmed temperature limits and its interrupt sources are maskable, as described in more detail later. Interrupts and status bits are only set if a limit is exceeded for at least three consecutive conversions. Operation of the INT output is illustrated in Figure 7. Assuming that the temperature starts off within the programmed limits and that temperature interrupt sources are not masked, INT will go low if the temperature measured by the external sensor goes outside the programmed high or low temperature limit for the sensor. INT also goes low whenever THERM is low.
100 C 90 C 80 C 70 C 60 C 50 C 40 C * * TEMP HIGH LIMIT
LOW LIMIT
The ADM1028 device contains a Fan Speed Ramping mechanism that is accomplished using an 8-bit counter and a control register. On power-up, or an assertion of RST or AUXRST, the Fan Speed Register, counter, and Fan Speed Ramp Register are initialized to 0x00. The fan speed ramping mechanism is disabled by default and any value written to the Fan Speed Register is immediately reflected on the FAN_SPD output. Setting Bit 0 of the Fan Speed Ramp Rate Register enables the ramping mechanism. The counter is then preloaded with the current value contained in the Fan Speed Register, which prevents the fan speed from changing until a new value is written to the Fan Speed Register. When a new target Fan Speed Value is written
INT
*INT CLEARED BY SOFTWARE
THIGH INTERRUPT LOGIC REARMED HERE
Figure 7. Operation of INT Output
Once the interrupt has been cleared, it will not be reasserted even if the temperature remains outside the limit previously exceeded. However, INT will be rearmed if the temperature falls back within the set limits for three consecutive conversions. Once the INT function has been rearmed, it will then be reasserted once a limit is exceeded for three consecutive conversions.
-10-
REV. A
ADM1028
INTERRUPT MASKING
Any of the bits in the Interrupt Status Register can be masked out by setting the corresponding mask bit in the Interrupt Mask Register. That interrupt source will then no longer generate an interrupt. However, the bits in the status register will be set as normal.
INTERRUPT CLEARING
HARDWARE TRIP POINT 5 TEMP
The Interrupt Status Register reflects out-of-limit conditions. The Status bits may be individually cleared by writing a "1" to the appropriate status bits. Writing a "1" to Bits 1 and 2 causes software interrupts to be generated. Bit 4 (GPI) of the Interrupt Status Register reflects the current status of the GPI pin, and so cannot be cleared by writing to this bit. The INT output is cleared with the INT_Enable bit, which is Bit 1 of the Configuration Register, without affecting the contents of the Interrupt (INT) Status Registers.
THERM OUTPUTS
THERM PROGRAMMED VALUE PREVIOUS FAN SPEED VALUE
ANALOG OUTPUT
FFh
Figure 8. Operation of THERM Outputs
When the Fault Tolerant Fan Control state is exited, the analog FAN_SPD output returns to its previously programmed value, which may have been changed during the time that the FAN_SPD output was forced to FFh.
INTERRUPT STRUCTURE
The THERMA, THERMB signals are functionally identical. These system over-temperature outputs will assert together when an over-temperature is detected. THERMA (Pin 11) is an open drain digital output which has an integrated pull-up resistor to VCC3AUX. THERMB is an open drain digital output, intended to drive external circuitry operating at a different supply voltage level.
THERM OPERATING MODE
The Interrupt Structure of the ADM1028 is shown in more detail in Figure 9. As each measurement value is obtained and stored in the appropriate value register, the value and the limits from the corresponding limit registers are fed to the high and low limit comparators. The result of each comparison (1 = out of limit, 0 = in limit) is routed to the corresponding bit input of the Interrupt Status Register via a data demultiplexer, and used to set that bit high or low as appropriate. The Interrupt Mask Register has bits corresponding to each of the Interrupt Status Register Bits. Setting an Interrupt Mask Bit high forces the corresponding Status Bit output low, while setting an Interrupt Mask Bit low allows the corresponding Status Bit to be asserted. After masking, the status bits are all OR'd together to produce the INT output, which will pull low if any unmasked status bit goes high, i.e. when any measured value goes out of limit. The INT output is enabled when Bit 1 of the Configuration Register (INT_Enable) is high.
THERM only responds to the "hardware" temperature limits at addresses 14h and 18h, not to the software programmed limits. The function of these registers was described earlier with regard to fault tolerant fan speed control. THERM will go low if the hardware temperature limit is exceeded for three consecutive measurements. It will remain low until the temperature falls five degrees below the limit for three consecutive measurements. While THERM is low, the analog output will go to FFh to boost a controlled fan to full speed and FAN_OFF will be negated.
INT. TEMP HIGH LIMIT FROM VALUE VALUE AND LIMIT REGISTERS LOW LIMIT HIGH AND LOW LIMIT COMPARATORS FLAG1 1 = OUT OF DATA LIMIT DEMULTIPLEXER FLAG2 INT. THERM GPI EXT. TEMP EXT. THERM DIODE FAULT
0 1 2 INTERRUPT 3 STATUS 4 REGISTER 5 6 7 MASK GATING STATUS BIT MASK BIT INTERRUPT MASK REGISTER INT_ENABLE 8
INT
MASKING DATA FROM BUS EIGHT MASK BITS (SAME BIT ORDER AS STATUS REGISTER)
CONFIGURATION REGISTER
Figure 9. Interrupt Register Structure
REV. A
-11-
ADM1028
GENERAL-PURPOSE LOGIC INPUT (GPI) NAND TREE TEST
Pin 2 is used as a general-purpose logic input with 12 V tolerance. The GPI input may be programmed to be active high or active low by clearing or setting Bit 6 of the Configuration Register. The default value is active high. Bit 4 of the Interrupt Status register follows the state (or inverted state) of GPI and will generate an interrupt when it is set to 1, like any other input to the Interrupt Status Register. However, the GPI bit is not latched in the Status Register and always reflects the current state (or inverted state) of the GPI input. If it is 1, it will not be cleared by reading the Status Register.
POWER-ON RESET
A NAND tree is provided in the ADM1028 for Automated Test Equipment (ATE) board level connectivity testing. The device is placed into NAND tree test mode by powering up with pin FAN_SPD/NTEST_IN (Pin 8) held high. This pin is sampled and its state at power-up is latched. If it is connected high, then the NAND tree test mode is invoked. NAND tree test mode will only be exited once the ADM1028 is powered down. In NAND tree test mode, all digital inputs may be tested as illustrated in Table II. THERMA/NTEST_OUT will become the NAND tree output pin. The structure of the NAND Tree is shown in Figure 10. To perform a NAND Tree test, all pins are initially driven low. The test vectors set all inputs low then, one-by-one, toggles them high (keeping them high). Exercising the test circuit with this "walking one" pattern, starting with the input closest to the output of the tree, cycling toward the farthest, causes the output of the tree to toggle with each input change. Allow for a typical propagation delay of 500 ns.
POWER-ON RESET CLK FAN_SPD/ NTEST_IN D LATCH Q ENABLE RST AUXRST GPI SDA SCL
When the ADM1028 is powered up, it will initiate a power-on reset sequence when the supply voltage VCC3AUX rises above the power-on reset threshold, with registers being reset to their power-on values. Normal operation will begin when the supply voltage rises above the reset threshold. Registers whose poweron values are not shown have power-on conditions that are indeterminate (this includes the Value and Limit Registers). In most applications, usually the first action after power-on would be to write limits into the Limit Registers. Power-on reset clears or initializes the following registers (the initialized values are shown in Table III): * * * * * Configuration Register Interrupt Status Register Interrupt Mask Register Analog Output Register Programmable Trip Point Registers
THERMA/ NTEST_OUT
The ADM1028 can also be reset by taking AUXRST low as an input. All registers will be reset to their default values and the ADC will remain inactive as long as AUXRST is below the reset threshold. Taking the RST pin low will cause the following registers to be reset. * Bit 3 of the Configuration Register (Programmable THERM Limit Lock Bit) * DAC Output, Fan Speed
INITIALIZATION (SOFT RESET)
Figure 10. NAND Tree
CONFIGURING THE INTERRUPT
On power-up, the Interrupt functionality of the device is disabled. The Configuration Register (0x40) must be written to, in order to enable the interrupt output. The INT_Enable bit (Bit 1) of the Register should be set to 1.
Table II. Test Vectors
Soft reset performs a similar, but not identical, function to power-on reset. It restores the power-on default values to the Configuration Register, the Interrupt Status Register and the Interrupt Mask Register. The Limit Registers remain unchanged. It rearms the INT structure but not the THERM structure. Soft reset is accomplished by setting Bit 4 of the Configuration Register high. This bit automatically clears after being set. Unlike clearing INT, where the temperature must fall back within the set limits for three conversions before the INT function is rearmed, the soft reset allows INT to be pulled low immediately after the soft reset.
RST 0 0 0 0 0 1
AUXRST 0 0 0 0 1 1
GPI 0 0 0 1 1 1
SDA 0 0 1 1 1 1
SCL 0 1 1 1 1 1
THERMA 1 0 1 0 1 0
-12-
REV. A
ADM1028
Table III. ADM1028 Registers
Register Name Value Registers Company ID Revision
Address A7-A0 in Hex 0x14-0x38 0x3E 0x3F
Comments See Table IV This location will contain the company identification number. This register is read only. This location will contain the revision number of the part in the lower four bits of the register [3:0]. The upper four bits reflect the ADM1028 Version Number [7:4]. The first version is 1101. The next version of ADM1028 would be 1110, etc. For instance, if the stepping were A0 and this part is an ADM1028, this register would read 1101 0000. This register is read only. See Table V. Power-on value = 0010 0001. See Table VI. Power-on value = 0000 0000. See Table VII. Power-on value = 0000 0000. Test Registers for manufacturer's use only. Do not write to these registers. See Table VIII. Power-on value = 0000 0000. See Table IX. Power-on value = 0000 0000. See Table X. Power-on value = 0000 0000.
Configuration Register Interrupt Status Register Interrupt Mask Register Manufacturer Test Remote Function Alert Status Fan Speed Ramp Register
0x40 0x41 0x43 0x44-0x4A 0x4B 0x4C 0xCO
Table IV. Registers 0x13-0x3A Value Registers
Address 0x13 0x14
Read/Write Read/Write Read/Write
Description Programmable Internal Therm Automatic Trip Point--Default 127C. This register can only be written to if the write once bit in the Configuration Register (0x40, Bit 3) has not been set. Programmable Remote Thermal Diode Automatic Trip Point--Default 100C. This register can only be written to if the write once bit in the Configuration Register (0x40, Bit 3) has not been set. Test register for manufacturer's use only. Do not write to this register. Default Internal Therm Automatic Trip Point--Default 70C. Cannot be changed. Disabled when Bit 3 of Configuration Register is set. Default Remote Thermal Diode Automatic Trip Point--Default 100C. Cannot be changed. Disabled when Bit 3 of Configuration Register is set. Analog Output, FAN_SPD (Defaults to 0x00h). External/Remote Temperature Value. Internal Temperature Value. External/Remote Temperature High Limit--Default +127C. External/Remote Temperature Low Limit--Default -128C. Internal Temperature High Limit--Default +127C. Internal Temperature Low Limit--Default -128C.
0x15 0x17 0x18 0x19 0x26 0x27 0x37 0x38 0x39 0x3A
Read/Write Read Only Read Only Read/Write Read Only Read Only Read/Write Read/Write Read/Write Read/Write
REV. A
-13-
ADM1028
Table V. Register 0x40 Configuration Register Power-On Default <7:0> = 21h
Bit 0
Name START
R/W Read/Write
Description Setting this bit to a "1" enables startup of ADM1028; clearing this bit to "0" places ADM1028 in standby mode. At startup, temperature monitoring and limit checking functions begin. Note, all limit values should be programmed into ADM1028 prior to using the standard thermal interrupt mechanism based upon high and low limits. (Power-Up Default = 1.) Setting this bit to a "1" enables the INT output. 1 = Enabled 0 = Disabled (Power-Up Default = 0.) Reserved (Default = 0). Setting this bit to a "1" will lock in the value set into the Programmable Remote Therm Limit Register (Value Register 0x14). Furthermore, if this bit is set, the values in the Default Remote Therm Limit Register Bit (Value Register 0x18) will no longer have an effect on the THERM, FAN_SPD, or FAN_OFF outputs. This bit cannot be written again until after RST has been asserted. (Power-Up Default = 0.) Setting this bit to a "1" will restore power-up default values to the Configuration Register, Interrupt Status Register and Interrupt Mask Register. This also rearms INT structure but not the THERM structure. This bit automatically clears itself since the power-on default is zero. Setting this bit to a "1" will cause the FAN_OFF pin to be floated. Clearing this bit to "0" will cause the FAN_OFF pin to be driven low which requests that the fan be turned off. This bit will be unconditionally set if the THERM pin is ever asserted; once THERM is negated this bit must be returned to its prior state (prior to THERM assertion). Reading this bit reflects the state of the FAN_OFF output buffer. Due to the open-drain nature of this pin the value read does not represent the actual state of the external circuit connected to it. (Power-Up Default = 1.) Setting this bit to a "1" will invert the GPI input for the purpose of level detection and interrupt generation. Clearing this bit to "0" leaves the GPI input unmodified. (Power-Up Default = 0.) Reserved. (Power-Up Default = 0).
1 2 3
INT Enable Reserved Programmable Therm Limit Lock Bit
Read/Write Read Only Read/Write Once
4
Soft Reset
Read/Write
5
FAN_OFF
Read/Write
6
GPI Invert
Read/Write
7
Reserved
Read Only
Table VI. Register 0x41. Interrupt Status Register. Power-On Default <7:0> = 00h
Bit 0 1
Name Int. Temp Error Flag 1
Read/Write Read/Write "1" to clear Read/Write
Description A one indicates that one of the limits for the internal temperature sensor has been exceeded. This bit can be used as a general purpose flag with the capability of generating an interrupt. Writing a "1" to this bit causes it to be set to "1." Writing a "0" clears this bit. This bit can be used as a general purpose flag with the capability of generating an interrupt. Writing a "1" to this bit causes it to be set to "1." Writing a "0" clears this bit. A one indicates that the internal thermal overload (THERM) limit has been exceeded. A "1" indicates that the GPI pin is asserted. The polarity of the GPI pin is determined by GPI Invert (Bit 6) in the Configuration Register. For example, if GPI Invert is cleared then this bit will be "1" when the GPI pin is high ("1"); this bit will be "0" when the GPI pin is low ("0".) If GPI Invert is set then this bit will be "1" when the GPI pin is low ("0"); this bit will be "0" when the GPI pin is high ("1"). Note that the state of GPI is not latched; this bit simply reflects the state or inverted state of the GPI pin. Note: if this bit is "1" reading this register will NOT clear it to "0." A one indicates that one of the limits for the external temperature sensor has been exceeded. A one indicates that the external thermal overload (THERM) limit has been exceeded. A one indicates either a short- or open-circuit fault on the remote sensor diode. -14- REV. A
2
Flag 2
Read/Write
3 4
Int. THERM GPI Input
Read/Write "1" to clear Read Only
5 6 7
Ext. Temp Error Ext. THERM Ext Diode Fault
Read/Write "1" to clear Read/Write "1" to clear Read/Write "1" to clear
ADM1028
Table VII. Register 0x43 Interrupt Mask Register. Power-On Default <7:0> = 00h
Bit 0 1 2 3 4 5 6 7
Name Int Temp Error Flag 1 Mask Flag 2 Mask Int THERM GPI Mask Ext Temp Error Ext THERM Ext Diode Fault
Read/Write Read/Write Read/Write Read/Write Read/Write Read/Write Read/Write Read/Write Read/Write
Description A one disables the corresponding interrupt status bit for the INT output. A one disables the corresponding interrupt status bit for the INT output. A one disables the corresponding interrupt status bit for the INT output. A one disables the corresponding interrupt status bit for the INT output. A one disables the corresponding interrupt status bit for the INT output. A one disables the corresponding interrupt status bit for the INT output. A one disables the corresponding interrupt status bit for the INT output. A one disables the corresponding interrupt status bit for the INT output.
Table VIII. Register 0x4B Remote Function Register. Power-On Default <7:0> = 00h
Bit 0
Name R_RST
Read/Write Read/Write
Description Writing a "1" to this bit causes the R_RST output to be pulsed low for a minimum of 125 s. This bit will self-clear to 0 when the R_RST pulse is complete. Writing a "0" to this bit has no effect. Reading this bit reflects the state of this register bit and not the state of the pin. The power-on default value is "0." Writing a "1" to this bit causes the R_OFF output to be driven high. This bit will be cleared, and the output driven low, when RST is asserted. Writing a "0" to this bit has no effect. The power-on default value is "0." Reserved (Default = 0). Reserved (Default = 0). Reserved (Default = 0). Reserved (Default = 0). Reserved (Default = 0). Reserved (Default = 0).
1
R_OFF
Read/Write
2 3 4 5 6 7
Reserved Reserved Reserved Reserved Reserved Reserved
Read/Write Read/Write Read/Write Read/Write Read/Write Read/Write
Table IX. Register 0x4C Alert Status Register. Power-On Default <7:0> = 00h
Bit 0 1
Name Ext THERM Alert GPI Alert
Read/Write Read Only Read Only
Description A one indicates that the external thermal overload limit is currently exceeded. This bit represents the logic level of the GPI pin if Bit 6 of the Configuration Register is "0," or the inverse logic level of the GPI pin if Bit 6 of the Configuration Register is "1." A one indicates that the internal thermal overload limit is currently exceeded. Undefined. Undefined. Undefined. Undefined. Undefined.
2 3 4 5 6 7
Int THERM Alert Reserved Reserved Reserved Reserved Reserved
Read Only Read Only Read Only Read Only Read Only Read Only
REV. A
-15-
ADM1028
Table X. Register 0xCO Fan Speed Ramp Register. Power-On Default <7:0> = 00h
Bit 0
Name Fan Speed Ramp Enable
Read/Write Read/Write
Description Setting this bit to a "1" will enable the fan speed ramping mechanism. When this bit is a 1, writing to the Fan Speed Register will set the new target fan speed; the input to the DAC will then count, up or down as appropriate, to the new fan speed value at the rate specified in bits [1:2] of this register. Clearing this bit to "0" will disable the fan speed ramping mechanism and will cause data written to the Fan Speed Register to be immediately reflected to the DAC. The DAC input may or may not continue ramping if this bit is changed from a "1" to a "0" while the fan speed is currently ramping. Fan Speed Ramp Rate. The speed at which the fan speed ramp counter increments/decrements is selected as follows: Bits <2:1> 00 01 10 11 Count Rate 1.0s 0.25s 0.125s 0.0625s Counter Frequency 1 Hz 4 Hz 8 Hz 16 Hz
<2:1>
Ramp Rate
Read/Write
<7:3>
Reserved
Read/Write
Reserved (Default = 0)
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
16-Lead Shrink Small Outline Package (QSOP) (RQ-16)
0.197 (5.00) 0.189 (4.80)
16
9
0.157 (3.99) 0.150 (3.81)
1 8
0.244 (6.20) 0.228 (5.79)
PIN 1 0.059 (1.50) MAX
0.069 (1.75) 0.053 (1.35)
0.010 (0.25) 0.004 (0.10)
0.025 (0.64) BSC
8 0 0.012 (0.30) SEATING 0.010 (0.20) 0.008 (0.20) PLANE 0.007 (0.18)
0.050 (1.27) 0.016 (0.41)
REF: JEDEC 0.150" SSOP - DRAWING NUMBER MO-137
Revision History
Location Data Sheet changed from REV. 0 to REV. A. Page
Edits to FUNCTIONAL BLOCK DIAGRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Edits to SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Added Fan Speed Ramp Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Edits to Table III . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Added Table X . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
-16-
REV. A
PRINTED IN U.S.A.
C02365-0-2/02(A)

▲Up To Search▲

Price & Availability of ADM1028

	To Download ADM1028 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .